• Student home
• Things to know this week
• Student news
• Student events
• New students' welcome
• Studying at York
  • Semesters
  • Teaching hours
  • Enrolment
  • Manage your studies
    • Enrol or re-enrol
    • Your student record
    • Your timetable
    • Change your plan
    • Programmes and modules
      • Programme specifications
      • Studying beyond your department
      • Module catalogue
    • University study spaces
  • Student Visa holders
  • Study skills
  • Assessment and examination
  • Academic progress issues
  • Graduation
• Support and advice
• Health and wellbeing
• Work, volunteering and career planning
• Study and work abroad
• Accommodation
• IT and online services
• Finance
• Student life in York
• If things go wrong
• Student Centre

Digital Engineering - ELE00011H

« Back to module search

• Department: Electronic Engineering
• Module co-ordinator: Dr. Gianluca Tempesti
• Credit value: 10 credits
• Credit level: H
• Academic year of delivery: 2021-22
  • See module specification for other years: 2022-23

Module summary

The module will introduce tools and methodologies for the design of advanced digital circuits. Techniques to improve performance (pipelining, clock domain crossing, etc). and to design testable circuits (verification, fault models, design for testability, etc.) will be developed and, where possible, implemented in lab exercises.

Related modules

Module will run

Occurrence	Teaching period
A	Spring Term 2021-22
B	Spring Term 2021-22

Module aims

Subject content aims:

 

• To provide experience in the design of complex FPGA-based circuits, taking into account performance parameters
• To introduce the use of IP components for circuit design
• To provide experience in the verification and simulation of complex circuits
• To introduce concepts relative to test, verification, and fault tolerance in digital circuits
• To define the requirements for an effective technical documentation of a circuit

Graduate skills aims:

• To concisely and accurately report the results of experiments

 

Module learning outcomes

Subject content learning outcomes

• After successful completion of this module, students will:
• Be able to use and understand the complete design flow (synthesis, place and route, floor-planning, timing analysis, etc.) required to implement complex digital designs
• Be able to implement and use complex IP modules within a FPGA design
• Understand advanced circuit design techniques
• Be able to develop complex HDL testbenches for circuit verification and devise appropriate verification strategies, including post and pre route simulation
• Appreciate the strengths and limitations of fault modelling and detection in digital circuits and integrate test logic in a design

Graduate skills learning outcomes

After successful completion of this module, students will:

• Be able to concisely and accurately report the results of experiments

Module content

The lab reports are submitted in two installments so that feedback on the first set can be provided in time for the second hand-in.
The first is in week six of the Spring term, the second in week one of the Summer term.

Assessment

Task	Length	% of module mark	Group
Groupwork Digital Engineering - Lab-based Coursework	N/A	100	Default
Essay/coursework Digital Engineering - Lab-based Coursework P/F	N/A	100	B

Special assessment rules

None

Reassessment

Task	Length	% of module mark	Group
Groupwork Digital Engineering - Lab-based Coursework	N/A	100	Default
Essay/coursework Digital Engineering - Lab-based Coursework P/F	N/A	100	B

Module feedback

'Feedback’ at a university level can be understood as any part of the learning process which is designed to guide your progress through your degree programme.  We aim to help you reflect on your own learning and help you feel more clear about your progress through clarifying what is expected of you in both formative and summative assessments.

A comprehensive guide to feedback and to forms of feedback is available in the Guide to Assessment Standards, Marking and Feedback.  This can be found at https://www.york.ac.uk/students/studying/assessment-and-examination/guide-to-assessment/

The Department of Electronic Engineering aims to provide some form of feedback on all formative and summative assessments that are carried out during the degree programme.  In general, feedback on any written work/assignments undertaken will be sufficient so as to indicate the nature of the changes needed in order to improve the work.  Students are provided with their examination results within 20 working days of the end of any given examination period.  The Department will also endeavour to return all coursework feedback within 20 working days of the submission deadline.  The Department would normally expect to adhere to the times given, however, it is possible that exceptional circumstances may delay feedback.  The Department will endeavour to keep such delays to a minimum.  Please note that any marks released are subject to ratification by the Board of Examiners and Senate.  Meetings at the start/end of each term provide you with an opportunity to discuss and reflect with your supervisor on your overall performance to date. 

Indicative reading

Notes and readings will be provided in class.