



UNDEC

Overview of Magnetic Devices at Imec Sebastien Couet, Thanks to the whole MRAM team!

Introduction of IMEC

imec







300 mm wafer

IMEC: R&D company, bridge the gap between fundamental research and industry in nanoelectronic ~ 5,000 researchers, 900 PhD students, 800 industrial resident from > 90 nationalities, 12,000 m² cleanroom

SPINTRONICS at IMEC



Memory application:

- STT-MRAM
- SOT-MRAM
- VCMA-MRAM

Logic application:

- Spin wave
- Magnetoelectrics
- DW-based



Acknowledgment to Imec magnetic team!

•	Thin Films	S. Mertens, R. Carpenter, G.Talmelli, X. Piao, W. Janssens, M. Ben Chroud, M. Wisjshoff
•	Etch	N. Franchina Vergel, R. Blanc, H. Puliyalil, Y. Canvel , L. Souriau
•	Litho	M. Pak, P. Rincon Delgadillo
•	СМР	D. Tsvetanova, B. Kenens, K. Devriendt
•	Integration	N. Jossart, S. Houshmand Sharifi, G. Potoms, A. Trovato, F. Yasin, L. Angelo Labatte, A. Palomino Lopez
•	MRAM Device	S. Rao, W. Kim, K. Cai, M. Gama, V. D. Nguyen, A. Kumar, P. Hendricks, V. Kateel, K. Fan, T. Ravsher, A. Fantini, D. Favoro, D. Giuliano, S. Ranjbar
•	Spin logic device	F. Ciubotaru, C. Adelmann, F. Meng, Anais Guerenneur, Daniele Narducci, F. Luciano, E. Van Meirvenne
•	Reliability	S.Van Beek
•	Physical Charac.	O. Richard, U. Celano J. Patil
•	Modeling	K. Sankaran, N. Ao, G. Pourtois
•	Management	A. Furnémont, G.S. Kar, L. Goux, L. Di Piazza, D. Crotti, I. Asselberghs, K. Wostyn
•	Collaborations	P. Gambardella, V. Krizakova, M. Hoffman 🛛 🚛 🚛 🚛 🚛
		S. Hamidoui ⁴U Delft
		K. Garello, L.Vila 👉 spintec



- Why magnetic memories?
- MRAM for cache-level applications: what do we need?
- Device concepts and status
- MTJ technology challenges
 - TMR
 - Stochastics
 - Write: STT, SOT, VCMA
 - Next gen transducers?
- Take-away

The memory pyramid



Since last 40 years...

(Mostly) 3 types of memories:

SRAM	Fast on-chip
DRAM	Fast off-chip
NAND	Non-volatile storage

- Highly optimized
- Fully adopted
- SRAM:
 - ✓ Ghz speed, low power, tunable, 'free' process
 - × Big cell size = Mb capacity, marginal scaling
 - × Standby leakage

The memory pyramid



Power – Performance – Area - Cost

Key features of MRAMs

- 0.3 to 100ns speed
- Non-volatile
- Good endurance
- CMOS compatible V_{sw}
- High current
- Low MR window

Embedded memory applications space: Future



ເງຍ



- STT-MRAM density gain limited by FEOL drive transistor
- Cross-over SRAM/MRAM in terms of read/write energy once array reach few megabytes

S. Sakhare et al., IEDM 2018

ເກາຍເ

confidential

Magnetic Memory (e-NVM) Options For Cache Replacement



confidential

MTJ technology challenges

TMR read

Speed/density bottleneck



Published blanket TMR/RA of p-MTJ from key groups



Resistance (a.u.)

Higher TMR required for bigger arrays

TMR read-out is a limitation of MTJ technology

• Up to 300% (x4)

• ...

- Low compared to other memory device (10-1000...)
- Lead to slow read times (5-10ns), bigger circuitry
- Put more challenges on fabrication uniformity
 - Pillar diameter
 - MgO inhomogeneity

ເກາຍດ

High TMR attempt

Superlattice barrier

Goal:

Creation of quantum well between oxide to strongly enhance TMR

Concept:

Insulator/ metal or insulator/magnet superlattice



Can we make it?

[1] C. H. Chen et al., Appl. Phys. Lett. 104, 042405 (2014) <u>http://dx.doi.org/10.1063/1.4863221</u>

Evaluation by PVD @Imec – MgO/Spacer/MgO



<u>Fundamental</u> research on **alternative read signal** or **TMR breakthrough** is (one of) of the key to the future of spintronics

Stochastic

Reliability/circuit overhead

Distributions and WER improvement by etch-optimization



S. Rao et al., IMW 2021 (imec)

Distributions

- Exists for all devices, ~ OK for MRAM
- Impact:
 - TMR = density limiter
 - Cell current need to be increase to include tailbits

WER/stochastics

- SRAM < 10⁻¹⁰
- Impact:
 - Cell current need to increase (again) to achieve low error
 - Extra ECC creates speed and area overhead

This is impacting all devices: STT, SOT, VCMA, DW How to drastically reduce stochastics? Are there other engineering solution? What new concept/physics could be envisioned?

ເງຍອ

STT efficiency challenge



Other alternative: extra torque via double MTJ



- TMR vs lsw trade-off
- More on this in <u>Siddharth Rao's</u> presentation, this symposium

Overall, challenging to make STT cache spec. Main challenges:

- Reducing Vsw to Vbd margin at high speed
- WER is OK in best case but not amazing
- In general, limited material or engineering options

SOT-MRAM

Key features:

3-terminal device Write: Spin current Read:TMR readout Separated paths for read & write Better endurance (>10¹⁴) than STT Faster switching than STT-MRAM **Sub-nanosecond** switching* BEOL compatible**

*K. Garello et al., VLSI, 81-82 (2018) ** S. Couet et al., VLSI (2021) ***M. Gupta et al., IEDM, 24.5. 1-24.5. 4 (2020) ****K. Garello et al., VLSI Circuit, T194-T195 (2019)



Challenges:

- Density (two transistors/bit), comparable to SRAM cell size***
- High switching current
- Field-free switching: magnetic hard mask****

ເງຍອ

SOT-MRAM

Scaling challenge

3-terminal is not helping!



Alternative Reduce # of terminal

SOT simplest bit-cell design is 5 terminals \rightarrow ~equals SRAM density (shared terminals)

H.Yoda et. al, IEDM (2016), VoCSM



VCMA enables to **selectively write** many bits with a single SOT track

> See Imec's work on this by <u>K</u>. <u>Fan</u>, this symposium

ເກາຍເ

Voltage gated SOT device

VG-SOT Concept

Vg × VCMA Gate → X SAF **B**_x AP Ρ /V_g=0 V_g >0 RL Deterministic $\bullet \bullet \bullet$ SOT switch .>0 FL SOT Write B_{rashba} SOT SOT current 00 000 SHE BE 1 BE 2

Multi-pillar schematic & integration



ເງຍ

Selectivity demonstration - WER



Individual P_{sw} of two bits



low switching current

K. Cai et. al., 2022 VLSI

VCMA Voltage driven!



Voltage controlled device (instead of current controlled)

- 2-terminal
 - Compact
- High RA
 - Voltage driven switching

Change in FL anisotropy energy by application of a voltage across magnet/dielectric interface

Precessional switching by dynamic re-orientation once perpendicular anisotropy ~ 0 under applied voltage and Thin ferromagnetic in-plane field Dielectric oxide 100 B^{eq} - FL trajectory 80 1.0 "reference" layer 20ps/step 0.5 60 PSW m; -0.0 40 **~(-EF)** -0.5 20 10 PW (ns) Required VCMA coefficient looks challenging ٠ VCMA = the dream device for • See <u>Robert Carpenter's</u> presentation ... BUT... speed, density and energy • Timing circuit! Is it feasible at all? • How to deal with variability? How to reach low WFR?

ເຫງຍຸດ

Alternative transducers?

Voltage driven (for logic and/or memory) The only way forward?



Write: magneto-electric coupling of (multi)ferroelectric/ferromagnet **Read:** inverse spin orbit torque

> **Excellent energetics** Unclear if ~100mV read signal can be generated



Relative phase difference $\Delta \varphi$ between ME pillars (°)

•

•



- Magnetic RAMs are one of the few emerging options to have a shot at SRAM replacement
 - Compared to alternatives, MRAM is most mature
- Key bottlenecks to tackle from fundamental perspective
 - TMR is low TMR breakthrough or other read mechanism (voltage based?)
 - Stochastics are not helping aside from engineering, can fundamental physics/new idea change the status quo?
 - STT & SOT are getting there Will it be enough? Work on better switching efficiencies by material research & design is key
 - VCMA seems like holy grail but precessional switching looks very hard

There are plenty of fundamental physics, material topics to be harnessed by scientific community, to unlock even more potentials for our field in micro-electronics

embracing a better life